

General Description

The MAX5480 is a CMOS, 8-bit digital-to-analog converter (DAC) that interfaces directly with most microprocessors. On-chip input latches make the DAC load cycle interface similar to a RAM write cycle, where CS and WR are the only control inputs required.

Linearity of $\pm 1/2$ LSB is guaranteed, and power consumption is less than 500µW. Monotonicity is guaranteed over the full operating temperature range.

The MAX5480 can be operated in either voltage-output or current-output mode. It is available in a small 16-pin QSOP package.

Applications

Digitally Adjusted Power Supplies

Programmable Gain

Automatic Test Equipment

Portable, Battery-Powered Instruments

VCO Frequency Control

RF Transmit Control in Portable Radios

Features


- ◆ QSOP-16 Package (same footprint as SO-8)
- ♦ Single +5V Supply Operation
- ♦ Vout or lout Operation
- ♦ 8-Bit Parallel Interface
- ♦ Guaranteed Monotonic Over Temperature
- ♦ Low Power Consumption—100µA max
- ♦ ±1/2LSB Linearity Over Temperature


Ordering Information

PART	TEMP. RANGE	PIN- PACKAGE	ERROR (LSB)
MAX5480ACEE	0°C to +70°C	16 QSOP	±1/2
MAX5480BCEE	0°C to +70°C	16 QSOP	±1/2
MAX5480AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX5480BEEE	-40°C to +85°C	16 QSOP	±1/2

Typical Operating Circuit

Pin Configuration





NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

0.3V to +17V
±25V
±25V
0.3V to $(V_{DD} + 0.3V)$
0.3V to V _{DD}

0°C to +70°C
40°C to +85°C
65°C to +160°C
C)
e +70°C)667mW
+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD = +5V, VREF = +10V, VOUT1 = VOUT2 = 0V, Circuit of Figure 1, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS				TYP	MAX	UNITS	
DC ACCURACY	I .	1			ı				
Resolution					8			Bits	
Relative Accuracy	INL						±1/2	LSB	
Differential Nonlinearity	DNL	All grades guarant	eed monoto	nic over temperature			±1	LSB	
Gain Error (Note 1)		$T_A = T_{MIN}$ to T_{MAX}				±1		LSB	
Gain Temperature Coefficient (Note 2)						±2		ppm/°C	
		MAX5480A		$T_A = +25^{\circ}C$		0.002	0.08		
Supply Rejection	PSR	(Note 3)		$T_A = T_{MIN}$ to T_{MAX}		0.01	0.16	%FSR/%	
Supply Rejection	PSK	MANEAGOD		$T_A = +25^{\circ}C$		0.002		%F3K/%	
		MAX5480B		TA = TMIN to TMAX		0.01			
Output Leakage Current		V _{REF} = ±10V		T _A = +25°C			±50	nA	
(IOUT1)		DAC code = full so	cale	$T_A = T_{MIN}$ to T_{MAX}			±400	TIA	
Output Leakage Current		$V_{REF} = \pm 10V$		$T_A = +25^{\circ}C$			±50	nA	
(IOUT2)		DAC code = zero s	scale	$T_A = T_{MIN}$ to T_{MAX}			±400		
REFERENCE INPUT									
Input Resistance	R _{REF}	pin 15 to GND			5	10	20	kΩ	
DYNAMIC PERFORMANCE									
		D0-D7 = 0V to $V_{DD} \text{ or } V_{DD} \text{ to } 0V,$	MAX5480	$T_A = +25^{\circ}C$			400		
Output Current Settling Time to 1/2LSB		$\overline{WR} = \overline{CS} = 0V,$ OUT1 load =	(Note 3)	TA = TMIN to TMAX			500	ns	
		100Ω 13pF	MAX5480B T _A = +25°C			250			
		$V_{REF} = \pm 10V$,	MAX5480	$T_A = +25^{\circ}C$			0.25		
AC Feedthrough (OUT1 or OUT2)		100kHz sine wave,	(Note 3)	TA = TMIN to TMAX			0.5	ns	
(0011010012)		$\overline{WR} = \overline{CS} = 0V$	MAX5480	3 T _A = +25°C		0.1			
ANALOG OUTPUTS			•						
OLITA Capacitara (Nat. 2)	C _{OUT1}	$D0-D7 = V_{DD}, \overline{WR} = \overline{CS} = 0V$					120	pF	
OUT1 Capacitance (Note 3)		$D0-D7 = 0V, \overline{WR} = \overline{CS} = 0V$					30		
OLITA Capacitanco (Nota 2)	COLITO	$D0-D7 = V_{DD}, \overline{WR} = \overline{CS} = 0V$					30	n.E	
OUT2 Capacitance (Note 3)	Cout2	D0-D7 = 0V, WR =	$D0-D7 = 0V, \overline{WR} = \overline{CS} = 0V$				120	- pF	

___ /N/XI/N

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = +5V, V_{REF} = +10V, V_{OUT1} = V_{OUT2} = 0V, Circuit of Figure 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	
DIGITAL INPUTS	•						
Input High Voltage	VIH			2.4			V
Input Low Voltage	VIL					0.8	V
Input Current	lini	$T_A = +25$ °C; $V_{IN} = 0$ V to V_D	D			±1	
Input Current	liN	TA = TMIN to TMAX				±10	μA
Input Canacitanas (Note 2)	CIN	D0-D7				8	n.C
Input Capacitance (Note 3)	CIN	WR, CS				20	pF
POWER REQUIREMENTS	1			•			
Supply Current	I _{DD}	Digital inputs at 0V or V _{DD}	T _A = +25°C			100	μΑ
Supply Current			TA = TMIN to TMAX			500	
SWITCHING CHARACTERIS	STICS (Figu	re 4)		•			•
Chip-Select to Write-	too	MAX5480A		220			ns
Setup Time	tcs	MAX5480B	35			115	
Chip-Select to Write-	tсн	MAX5480A	0			ns	
Hold Time	I ICH	MAX5480B		0		115	
Write Pulse Width	two	MAX5480A	220			ns	
Write Fuise Width	twR	MAX5480B		35		113	
Data-Setup Time	t _{DS}	MAX5480A	170			ns	
		MAX5480B		55		1115	
Data-Hold Time	tou	MAX5480A	10			ns	
Data-Mulu Hille	tDH	MAX5480B		-7			

Note 1: Gain error is measured using internal feedback resistor. Full-scale range (FSR) = V_{REF}.

Note 2: Gain TempCo measured from +25°C to T_{MAX} and from +25°C to T_{MIN}.

Note 3: Guaranteed by design.

_Pin Description

PIN	NAME	FUNCTION							
1	OUT1	R-2R Ladder Output							
2	OUT2	R-2R Ladder Output, complement of OUT1							
3	GND	Ground							
4–11	D7-D0	Data Inputs, D7 is the most significant bit.							
12	CS	Chip Select Input. Active Low.							
13	WR	Write Control Input. Active Low.							
14	V _{DD}	Power Supply Input, +5V							
15	REF	Reference Voltage Input							
16	RFB	Feedback Resistor Connection							

Detailed Description

The MAX5480 is an 8-bit multiplying digital-to-analog converter (DAC) that consists of a thin-film R-2R resistor array with CMOS current steering switches. Figure 3 shows a simplified schematic of the DAC. The inverted R-2R ladder divides the voltage or current reference in a binary manner among the eight steering switches. The magnitude of the current appearing at either OUT terminal depends on the number of switches selected; therefore, the output is an analog representation of the digital input. The two OUT terminals must be held at the same potential so a constant current is maintained in each ladder leg. This makes the REF input current independent of switch state and also ensures that the MAX5480 maintains its excellent linearity performance.

Interface-Logic Information

Mode Selection

The inputs $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control the MAX5480's operating mode (see Table 1).

Write Mode

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both low, the MAX5480 is in write mode, and its analog output responds to data activity at the D0–D7 data-bus inputs. In this mode, the data latches are transparent (see Tables 2 and 3).

Hold Mode

In hold mode, the MAX5480 retains the data that was present on D0–D7 just prior to $\overline{\text{CS}}$ or $\overline{\text{WR}}$ assuming a high state. The analog output remains at the value corresponding to the digital code locked in the data latch.

Applications Information

Using the MAX5480 in Voltage-Output Mode (Single Supply)

The MAX5480 can be used either as a current-output DAC (Figures 1 and 6) or as a voltage-output DAC (Figures 2 and 5).

To use the MAX5480 in voltage mode, connect OUT1 to the reference input and connect OUT2 to ground. REF, now the DAC output, is a voltage source with a constant output resistance of $10k\Omega$ (nominally). This output is often buffered with an op amp (Figure 5).

An advantage of voltage-mode operation is single-supply operation for the complete circuit; i.e., a negative reference is not required for a positive output. It is important to note that the range of the reference is restricted in voltage mode. The reference input (voltage at OUT1) must always be positive and is limited to no more than VDD - 3V. If the reference voltage exceeds this value, linearity is degraded.




Figure 1. Unipolar Binary Operation (Two-Quadrant Multiplication)




Figure 2. Typical Operating Circuit (Voltage Mode—Unbuffered)

Table 1. Mode-Selection Table

<u>cs</u>	WR	MODE	DAC Response
L	L	Write	DAC responds to data bus (D0–D7) inputs.
H X	X H	Hold Hold	Data bus (D0–D7) is locked out; DAC holds last data present when $\overline{\text{CS}}$ or $\overline{\text{WR}}$ assumed high state.

L = Low State, H = High State, X = Don't Care

Table 2. Unipolar Binary Code Table

MS		IGI	TAI	L IN	IPU		SB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{256}\right) = -\frac{V_{REF}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{0}{256}\right) = 0$

NOTE: 1 LSB =
$$(2^{-8})(V_{REF}) = \frac{1}{256}(V_{REF})$$

Table 3. Bipolar (Offset Binary) Code Table

N	DI ISE		ΤΑΙ	L IN	IPU	•	SB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right)$

NOTE: 1 LSB =
$$(2^{-7})(V_{REF}) = \frac{1}{128}(V_{REF})$$




Figure 3. MAX5480 Functional Diagram




Figure 4. Write-Cycle Timing Diagram




Figure 5. Single-Supply Voltage-Output Mode (Buffered)




Figure 6. Bipolar (Four-Quadrant) Operation

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.